1pSec Jitter
Bookmark this page:
 Yahoo!
 Google
 Windows Live
 del.icio.us
 digg
 Netscape
|
|
Posted by Joe G \(Home\) on January 14, 2006, 11:10 pm
Please log in for more thread options Hi All, I have a FPGA system which requres better than 1pSec jitter. When I ask the Xtal MFG they advise there are 2 methods of measuring Jitter Peak to Peak and an averaging method Measuring the same Xtal the result can be significatly differment values between the 2 methods. Does any one have any information on the 2 methods (or more) how to measure jitter. What would FPGA input expect? Regards JG | ||||
|
Posted by Gob Stopper on January 14, 2006, 8:52 am
Please log in for more thread options Joe G (Home) wrote: What do you mean by 1 psec jitter? Do you mean Rj, Dj, Tj? Are you measuring Time Interval error, cycle-to-cycle, or something else? I would recommend doing some reading. You can start at http://www.agilent.com/find/jitter Scroll down to "Key Library Information" and download (and read) all of the White Papers and Application notes. One of the first things you'll find is that it's probably impossible to measure 1psec of jitter. As with any other measurement, there is the concept of the smallest measureable unit. In the jitter world, this is the Jitter Measurement Floor, and typical values are 80 fsec to 2 psec. I personally can't imagine anything going on in an FPGA that would be affected by 1 psec of jitter. More info would be advisable. GS | ||||
|
Posted by Chuck F. on January 14, 2006, 2:13 pm
Please log in for more thread options
Gob Stopper wrote: > Joe G (Home) wrote:
>>
... snip ...
>> I have a FPGA system which requres better than 1pSec jitter. >> >>
>> Does any one have any information on the 2 methods (or more) >> how to measure jitter. >
... snip ...
>
> One of the first things you'll find is that it's probably > impossible to measure 1psec of jitter. As with any other > measurement, there is the concept of the smallest measureable > unit. In the jitter world, this is the Jitter Measurement Floor, > and typical values are 80 fsec to 2 psec. Circa 1970 I built a system for transmitting voice band, which was basically pulse duration modulated. The start was controlled by a separate clock. IIRC signal/noise measurements on the results indicated less that 1psec short term jitter. My memory seems to specify a pulse width in the range 0.25 to 1.25 uSec at about 12 Khz repetition rate, and a s/n ratio of better than 90 db. We were only interested in the noise level in the telephone audio band, roughly 300 hz to 3600 hz. We traded off repetition rate to simplify (and cheapen) equalization and aliasing filters, and met all signal quality objectives. -- "If you want to post a followup via groups.google.com, don't use the broken "Reply" link at the bottom of the article. Click on "show options" at the top of the article, then click on the "Reply" at the bottom of the article headers." - Keith Thompson More details at: <http://cfaj.freeshell.org/google/>
| ||||
|
Posted by John Larkin on January 14, 2006, 10:04 am
Please log in for more thread options
On Sat, 14 Jan 2006 23:10:55 +1100, "Joe G \(Home\)" >Hi All,
> >I have a FPGA system which requres better than 1pSec jitter. > >When I ask the Xtal MFG they advise there are 2 methods of measuring Jitter >Peak to Peak and an averaging method > >Measuring the same Xtal the result can be significatly differment values >between the 2 methods. > >Does any one have any information on the 2 methods (or more) how to measure >jitter. > >What would FPGA input expect? > >Regards >JG > The only meaningful way to measure jitter is RMS. And even then, you have to specify the time interval over which it's to be measured. Peak-peak is poorly defined, but figure it's roughly 5 times RMS. In the telecom biz, any time variances measured within 0.1 second or less is "jitter", and above that it's "wander." A normal sampling scope measures one or at most a few periods of the input signal, which is "short-term" or "single period" jitter. 1 ps jitter is hard to measure. There are crystal oscillators that can do less than 1 ps. By the time you pass it through an FPGA, expect the result to be 10's of ps, maybe more. Why do you need 1 ps jitter? John | ||||
|
Posted by on January 14, 2006, 6:34 pm
Please log in for more thread options
John Larkin wrote: > On Sat, 14 Jan 2006 23:10:55 +1100, "Joe G \(Home\)"
> > >Hi All,
> > > >I have a FPGA system which requres better than 1pSec jitter. > > > >When I ask the Xtal MFG they advise there are 2 methods of measuring Jitter > >Peak to Peak and an averaging method > > > >Measuring the same Xtal the result can be significatly differment values > >between the 2 methods. > > > >Does any one have any information on the 2 methods (or more) how to measure > >jitter. > > > >What would FPGA input expect? > > > >Regards > >JG > > >
> The only meaningful way to measure jitter is RMS. And even then, you > have to specify the time interval over which it's to be measured. > Peak-peak is poorly defined, but figure it's roughly 5 times RMS. > > In the telecom biz, any time variances measured within 0.1 second or > less is "jitter", and above that it's "wander." > > A normal sampling scope measures one or at most a few periods of the > input signal, which is "short-term" or "single period" jitter. > > 1 ps jitter is hard to measure. There are crystal oscillators that can > do less than 1 ps. By the time you pass it through an FPGA, expect the > result to be 10's of ps, maybe more. > > Why do you need 1 ps jitter? I'd put my money on the "idiot manager" option. Idiot systems engineers also exist - "we've got this circuit which introduces 99psec of jitter, and the error budget is 100psec, so the clock can't introduce more than 1psec of additional jitter". Then there is idiot sales/marketing person who tells you that he/she can sell hundreds of units if you can just break the second law of thermodynamics. -- Bill Sloman, Nijmegen | ||||
| Similar Threads | Posted |
| 1pSec Jitter | January 14, 2006, 11:10 pm |
| low jitter PLL | August 9, 2008, 4:03 pm |
| CPLD Jitter | August 28, 2005, 5:44 pm |
| Jitter measurement | January 19, 2006, 11:09 pm |
| Phase Noise to Jitter | November 28, 2006, 1:12 am |
| Lower time jitter in PLL | February 24, 2008, 5:06 pm |
| Method and circuit to reduce Jitter? | January 17, 2007, 7:24 am |
| Optical position sensing, minimizing jitter | June 23, 2006, 12:53 am |
| jitter-sensitive multi-output clk distribution for multi-gigabit-transceivers | November 16, 2007, 5:15 am |
>
> I have a FPGA system which requres better than 1pSec jitter.
>
> When I ask the Xtal MFG they advise there are 2 methods of measuring Jitter
> Peak to Peak and an averaging method
>
> Measuring the same Xtal the result can be significatly differment values
> between the 2 methods.
>
> Does any one have any information on the 2 methods (or more) how to measure
> jitter.
>
> What would FPGA input expect?
>
> Regards
> JG
>
>