help to reduce noise!!
Bookmark this page:
 Yahoo!
 Google
 Windows Live
 del.icio.us
 digg
 Netscape
|
|
||||||||||
|
Posted by Himlam8484 on April 24, 2007, 2:48 am
Please log in for more thread options Hi people, I am layout a board. I do not know how get a good layout board. I know that the layout process plays a important role for reducing noise. I need a board with the minimum noise. I read some document on the internet, i separate the digital area and high current area. i try to tied all ground together. I hope it will decrease the noise. Can any body know more ways to reduces noise when layout? Please tell me, if you know Best regards, Him Lam | ||||||||||
| Similar Threads | Posted |
| help to reduce noise!! | April 24, 2007, 2:48 am |
| help to reduce noise!! | April 24, 2007, 2:54 am |
| Noise Margin | October 9, 2006, 2:43 am |
| Noise: *Megavolts* in for picovolts out?? | April 6, 2005, 11:15 pm |
| Measuring noise -- bw limiting | August 5, 2005, 1:14 pm |
| real noise plots in SPICE? | March 31, 2005, 12:32 pm |
| Noise models in BSIM3 and BSIM4 | October 14, 2005, 3:46 pm |
| Independent noise sources in Orcad. | June 9, 2006, 11:35 am |
| Static Noise Margin Simulation | September 12, 2006, 7:04 pm |
| Sample-and-hold or switched capacitor noise simulation in SPICE? | December 16, 2004, 3:28 pm |